


0.9-Ω LOW-VOLTAGE SINGLE-SUPPLY QUAD SPST ANALOG SWITCH

FEATURES


- Low ON-State Resistance (r_{ON})
 - 0.9 Ω Max (3-V Supply)
 - $1.5 \Omega \text{ Max} (1.8-V \text{ Supply})$
- r_{ON} Flatness: 0.4 Ω Max (3-V)
- r_{ON} Matching
 - 0.05 Ω Max (3-V Supply)
 - 0.25 Ω Max (1.8-V Supply)
- 1.6-V to 3.6-V Single-Supply Operation
- 1.8-V CMOS Logic Compatible (3-V Supply)
- High Current-Handling Capacity (100 mA Continuous)
- Fast Switching: t_{ON} = 14 ns, t_{OFF} = 9 ns
- ESD Protection Exceeds JESD-22
 - 4000-V Human Body Model (A114-A)
 - 300-V Machine Model (A115-A)
 - 1000-V Charged Device Model (C101)

APPLICATIONS

- Power Routing
- Battery Powered Systems
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems
- Hard Drives



If the exposed center pad is used, it must be connected as a secondary ground or left electrically open.



DESCRIPTION/ORDERING INFORMATION

The TS3A4751 is a low ON-state resistance (r_{on}) , low-voltage, quad, single-pole/single-throw (SPST) analog switch that operates from a single 1.6-V to 3.6-V supply. This device has fast switching speeds, handles rail-to-rail analog signals, and consumes very low quiescent power.

The digital input is 1.8-V CMOS compatible when using a 3-V supply.

The TS3A4751 has four normally open (NO) switches. The TS3A4751 is available in a 14-pin thin shrink small-outline package (TSSOP) and in space-saving 14-pin SON (RGY) and micro QFN (RUC) packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SON - RGY	Reel of 2000	TS3A4751RGYR	YC751
-40°C to 85°C	micro QFN - RUC	Reel of 2000	TS3A4751RUCR	3M
	TSSOP – PW	Reel of 2000	TS3A4751PWR	YC751

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLE

IN	NO TO COM, COM TO NO
L	OFF
Н	ON

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range referenced to GND ⁽²⁾		-0.3	4	V
$V_{NO} \ V_{COM} \ V_{IN}$	Analog and digital voltage range		-0.3	V ₊ + 0.3	V
I _{NO} I _{COM}	On-state switch current	-100	100	mA	
I ₊ I _{GND}	Continuous current through V+ or GND			±100	mA
	Peak current pulsed at 1 ms, 10% duty cycle	COM, V _{I/O}		±200	mA
T _A	Operating temperature range		-40	85	°C
TJ	Γ _J Junction temperature				°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE THERMAL IMPEDANCE

				UNIT
		PW package	88	
θ_{JA}	Package thermal impedance (1)	RGY package	91.6	°C/W
		RUC package	216.7	

(1) The package thermal impedance is measured in accordance with JESD 51-7.

Submit Documentation Feedback

⁽²⁾ Signals on COM or NO exceeding V₊ or GND are clamped by internal diodes. Limit forward diode current to maximum current rating.



ELECTRICAL CHARACTERISTICS FOR 3-V SUPPLY(1)(2)

 $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}, V_{IH} = 1.4 \text{ V}, V_{IL} = 0.5 \text{ V} \text{ (unless otherwise noted)}.$

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	MIN	TYP ⁽³⁾	MAX	UNIT
Analog Switch	•						1	
Analog signal range	V_{COM}, V_{NO}				0		V ₊	V
011		$V_{+} = 2.7 \text{ V. } I_{COM} = -100$	$V_{+} = 2.7 \text{ V}, I_{COM} = -100 \text{ mA},$ $V_{NO} = 1.5 \text{ V}$			0.7	0.9	_
ON-state resistance	r _{on}						1.1	Ω
ON-state resistance match		$V_{+} = 2.7 \text{ V}, I_{COM} = -100$	0 mA.	25°C		0.03	0.05	_
between channels (4)	∆r _{on}	$V_{NO} = 1.5 V$	- ,	Full			0.15	Ω
ON-state resistance		$V_{+} = 2.7 \text{ V}, I_{COM} = -100$	0 mA.	25°C		0.23	0.4	_
flatness (5)	r _{on(flat)}	$V_{NO} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V}$	- ,	Full			0.5	Ω
NO		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V. 3 V.	25°C	-2	1	2	- 4
OFF leakage current (6)	I _{NO(OFF)}	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$		Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V. 3 V.	25°C	-2	1	2	
OFF leakage current (6)	ICOM(OFF)	$V_{NO} = 3 \text{ V}, 0.3 \text{ V}$		Full	-18		18	nA
COM		$V_{+} = 3.6 \text{ V}, V_{COM} = 0.3$	V, 3 V,	25°C	-2.5	0.01	2.5	^
ON leakage current ⁽⁶⁾	ICOM(ON)	$V_{NO} = 0.3 \text{ V}, 3 \text{ V}, or flow$		Full	-5		5	nA
Dynamic								
Turn-on time t _{ON}		$V_{NO} = 1.5 \text{ V}, R_{L} = 50 \Omega$	25°C		5	14		
		$C_L = 35 \text{ pF}, \text{ See Figure}$	Full			15	ns	
Turn-off time t _{OFF}		$V_{NO} = 1.5 \text{ V}, R_L = 50 \Omega$	Σ,	25°C		4	9	
		$C_L = 35 \text{ pF}$, See Figure	14	Full			10	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0, C _L = 1 nF, See Figure 15		25°C		3		рС
NO OFF capacitance	C _{NO(OFF)}	f = 1 MHz, See Figure 1	16	25°C		23		pF
COM OFF capacitance	C _{COM(OFF)}	f = 1 MHz, See Figure 1	16	25°C		20		pF
COM ON capacitance	C _{COM(ON)}	f = 1 MHz, See Figure 1	16	25°C		43		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON		25°C		125		MHz
OFF isolation ⁽⁷⁾	0	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-40		dB
Of F Isolation 7	O _{ISO}	See Figure 17	f = 1 MHz	25 0		-62		uБ
Crosstalk	Y	$R_L = 50 \Omega, C_L = 5 pF,$	f = 10 MHz	25°C		-73		dB
Ciossiaik	X _{TALK}	See Figure 17	f = 1 MHz	25 0		-95		uБ
Total harmonic distortion	THD	f = 20 Hz to 20 kHz,	$R_L = 32 \Omega$	25°C		0.04		%
Total Harmonic distortion	1110	$V_{COM} = 2 V_{P-P}$	$R_L = 600 \Omega$	25 0		0.003		70
Digital Control Inputs (IN1-I	N4)							
Input logic high	V _{IH}			Full	1.4			V
Input logic low	V_{IL}			Full			0.5	V
Input leakage current	I _{IN}	$V_I = 0 \text{ or } V_+$		25°C		0.5	1	nA
mpar lounage outfort	'IN			Full	-20		20	11/1
Supply		_						
Power-supply range	V ₊				1.6		3.6	V
Positive-supply current	l ₊	$V_{+} = 3.6 \text{ V}, V_{IN} = 0 \text{ or V}$	- 26 V V - 26 V V				0.075	μΑ
1 John Vo Buppiy Guiront	'+	1+ V+ - 3.0 V, VIN - 0 01 V+		Full			0.75	μΑ

- The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- Parts are tested at 85°C and specified by design and correlation over the full temperature range.
- Typical values are at $V_+ = 3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (3)
- $\Delta r_{on} = r_{on(max)} r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of r_{on} as measured over the specified analog signal
- Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T_A = 25°C.
- OFF isolation = $20_{log}10$ (V_{COM}/V_{NO}), V_{COM} = output, V_{NO} = input to OFF switch



ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY(1)(2)


 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85°C, $V_{IH} = 1 \text{ V}$, $V_{IL} = 0.4 \text{ V}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	ONS	T_A	MIN	TYP ⁽³⁾	MAX	UNIT	
Analog Switch					•		1		
Analog signal range	V_{COM}, V_{NO}				0		٧,	V	
ON state resistance	_	$V_{+} = 1.8 \text{ V}, I_{COM} = -10 \text{ mA}$,	25°C		1	1.5		
ON-state resistance	r _{on}	$V_{NO} = 0.9 \text{ V}$		Full			2	Ω	
ON-state resistance match	A :-	$V_{+} = 1.8 \text{ V}, I_{COM} = -10 \text{ mA}$		25°C		0.09	0.15		
between channels ⁽⁴⁾	Δr _{on}	$V_{NO} = 0.9 \text{ V}$		Full			0.25	Ω	
ON-state resistance		$V_{+} = 1.8 \text{ V}, I_{COM} = -10 \text{ mA}$		25°C		0.7	0.9		
flatness (5)	r _{on(flat)}	$0 \le V_{NO} \le V_{+}$		Full			1.5	Ω	
NO		V ₊ = 1.95 V, V _{COM} = 0.15 \	/. 1.65 V.	25°C	-1	0.5	1		
OFF leakage current ⁽⁶⁾	I _{NO(OFF)}	$V_{NO} = 1.8 \text{ V}, 0.15 \text{ V}$,	Full	-10		10	nA	
COM	_	V ₊ = 1.95 V, V _{COM} = 0.15 \	/ 1.65 V	25°C	-1	0.5	1		
OFF leakage current (6)	I _{COM(OFF)}	$V_{NO} = 1.65 \text{ V}, 0.15 \text{ V}$, 1.00 1,	Full	-10		10	nA	
COM	_	V ₊ = 1.95 V, V _{COM} = 0.15 \	/ 1.65 V	25°C	-1	0.01	1		
ON leakage current ⁽⁶⁾	I _{COM(ON)}	$V_{NO} = 0.15 \text{ V}, 1.65 \text{ V}, \text{ or flow}$		Full	-3		3	nA	
Dynamic									
		$V_{NO} = 1.5 \text{ V}, R_{L} = 50 \Omega,$		25°C		6	18		
Turn-on time t _{ON}		$C_L = 35 \text{ pF}, \text{ See Figure 14}$	Full			20	ns		
Turn-off time t _{OFF}		$V_{NO} = 1.5 \text{ V}, R_{L} = 50 \Omega,$	25°C		5	10			
		$C_L = 35 \text{ pF}, \text{ See Figure 14}$		Full			12	ns	
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0, C _L = 1 See Figure 15	25°C		3.2		рС		
NO OFF capacitance	C _{NO(OFF)}	f = 1 MHz, See Figure 16		25°C		23		pF	
COM OFF capacitance	C _{COM(OFF)}	f = 1 MHz, See Figure 16		25°C		20		pF	
COM ON capacitance	C _{COM(ON)}	f = 1 MHz, See Figure 16		25°C		43		pF	
Bandwidth	BW	$R_1 = 50 \Omega$, Switch ON		25°C		123		MHz	
(7)	_	$R_L = 50 \Omega$, $C_L = 5 pF$,	f = 10 MHz	_		-61			
OFF isolation ⁽⁷⁾	O _{ISO}	See Figure 17	f = 100 MHz	25°C		-36		dB	
		$R_L = 50 \ \Omega, \ C_L = 5 \ pF,$	f = 10 MHz			-95			
Crosstalk	X _{TALK}	See Figure 17	f = 100 MHz	25°C		-73		dB	
		f = 20 Hz to 20 kHz, V _{COM}	$R_1 = 32 \Omega$			0.14			
Total harmonic distortion	THD	= 2 V _{P-P}	R _L = 600 Ω	25°C		0.013		%	
Digital Control Inputs (IN1-	-IN4)		2						
Input logic high	V _{IH}			Full	1			V	
Input logic low	V _{IL}			Full			0.4	V	
	- 1L			25°C		0.1	5		
Input leakage current	I _{IN}	$V_I = 0 \text{ or } V_+$	Full	-10	0.1	10	nA		
Supply	1				1 .0		.0		
Power-supply range	V ₊				1.6		3.6	V	
	*+			25°C	1.0		0.05		
Positive-supply current	I_+ $V_1 = 0 \text{ or } V_+$			Full				μΑ	
				ruli			0.5		

- The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- Parts are tested at 85°C and specified by design and correlation over the full temperature range.
- Typical values are at $T_A = 25$ °C. (3)
- $\Delta r_{on} = r_{on(max)} r_{on(min)}$ Flatness is defined as the difference between the maximum and minimum value of r_{on} as measured over the specified analog signal
- Leakage parameters are 100% tested at the maximum-rated hot operating temperature and specified by correlation at T_A = 25°C.
- OFF isolation = $20_{log}10$ (V_{COM}/V_{NO}), V_{COM} = output, V_{NO} = input to OFF switch



TYPICAL PERFORMANCE



 $\label{eq:V+} V_{+}\left(V\right)$ Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

V_{COM} (V)

Figure 5. Q_C vs V_{COM}



TYPICAL PERFORMANCE (continued)




Figure 12. Total Harmonic Distortion vs Frequency ($R_L = 600~\Omega$)

Frequency (kHz)

Frequency (kHz) Figure 11. Total Harmonic Distortion vs Frequency ($R_L = 32~\Omega$)



TYPICAL PERFORMANCE (continued)




Figure 13. Crosstalk vs Frequency ($V_{+} = 3 \text{ V}$)

PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION
1, 3, 8, 11	NO1, NO2, NO3, NO4	Normally open
2, 4, 9, 10	COM1, COM2, COM3, COM4	Common
7	GND	Ground
13, 5, 6, 12	IN1, IN2, IN3, IN4	Logic control inputs
14	V ₊	Positive supply voltage



APPLICATION INFORMATION

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V_+ on first, followed by NO or COM.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_+ supply to other components. A 0.1- μF capacitor, connected from V_+ to GND, is adequate for most applications.

Logic Inputs

The TS3A4751 logic inputs can be driven up to 3.6 V, regardless of the supply voltage. For example, with a 1.8-V supply, IN may be driven low to GND and high to 3.6 V. Driving IN rail to rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (V_+ to GND) can be passed with very little change in r_{on} (see Typical Operating Characteristics). The switches are bidirectional, so NO and COM can be used as either inputs or outputs.

Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

Submit Documentation Feedback



TEST CIRCUITS/TIMING DIAGRAMS





Figure 14. Switching Times






Figure 15. Charge Injection (Q_C)







Figure 16. NO and COM Capacitance




Measurements are standardized against short at socket terminals. OFF isolation is measured between COM and OFF terminals on each switch. Bandwidth is measured between COM and ON terminals on each switch. Signal direction through switch is reversed; worst values are recorded.

OFF isolation = 20 log V_O/V_I

 $^{(1)}\!\mbox{Add 50-}\Omega$ termination for OFF isolation

Figure 17. OFF Isolation, Bandwidth, and Crosstalk





A. C_L includes probe and jig capacitance.

Figure 18. Total Harmonic Distortion (THD)



17-Nov-2008



RUMENTS

PACKAGING INFORMATION

Orderable D	evice	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS3A4751F	PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4751P\	WRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A4751R	RGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS3A4751RG	SYRG4	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TS3A4751I	RUC	PREVIEW	QFN	RUC	14		TBD	Call TI	Call TI
TS3A4751R	RUCR	PREVIEW	QFN	RUC	14	3000	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A4751PWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
TS3A4751RGYR	QFN	RGY	14	1000	180.0	12.4	3.85	3.85	1.35	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A4751PWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TS3A4751RGYR	QFN	RGY	14	1000	190.5	212.7	31.8

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- В. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.D. This package complies to JEDEC MO-288 variation X2GFE.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BA.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PQFP-N14)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated